# **Attachment D**

Pages MU0023213, MU0023250-52, MU0023254-55, MU0023259, and MU0023308-14 of Exhibit A2 included with the Declaration of Craig Hansen Under 37 CFR § 1.313 filed on September 18, 2009

(14 pages)

# microunity

# Terpsichore System Architecture

REGISTERED COVERNMENT AND PROPRIETARY INFORMATION OF MICROUNET SYSTEMS ENGINEERING INC., NOT INTENDED FOR DISTRIBUTION OUTSIDE CONTROL WITHOUT THE EXPRESS WRITTER CONSENT OF AN OFFICER OR DIRECTOR OF MICROUNITY.

Copy Number: 247

REDACTED

Issued To:

rinai Test

Issued By:

(MicroUnity officer or director)

Craig Hansen Chief Architect MicroUnity Systems Engineering, Inc. 255 Caspian Drive Sunnyvale, CA 94089-1015 Tel: (408) 734-8100 Fax: (408) 734-8136

EMail: craig@microunity.com

#### callee (non-leaf):

S.64	sp,off(dp)
L.64	sp,off(dp)
S.64	link,off(sp
S.64	dp,off(sp)
(using dp)	
L.64	link,off(sp
L.64	dp,off(sp)
L.64	sp,off(dp)
B DOWN	link

#### callee (leaf):

... (using dp) B.DOWN

link

The callee, if it uses a stack for local variable allocation cannot necessarily trust the value of the sp passed to it, except as a region to receive parameters held in memory.

## Pipeline Organizatio

Terpsichore performs all instructions as if executed one-hy-one, in-order, with precise exceptions always, available. Consequently, gode which ignores the subsequent discussioned (Lerpsichore pipeline implementations will still perform correctly. However, the highest performance of the Terpsichore processor is achieved only by matching the ordering of instructions of the characteristics of the pipeline. In the colleaning discussion, the general characteristics of all Terpsichore implementations, preceded discussion of specific, glioices for specific implementations.

## Super-string Pipeline

Terpsichore is designed to fetch and execute several instructions in each clock cycle. For a particular ordering of instruction types, one instruction of each type may be issociated as a particular ordering of instruction types, one instruction of each type may be issociated as a considerable considerable and the several consistency of the ordering required is A, L, E, S, B; in other words, a register-to-register address calculation, a memory load, a register-foregister data calculation, a memory store, and a branch. Because of the organization of the pipeline, each of these instructions may be serially dependent. Instructions of type E include the fixed-point execute-phase instructions as well as floating-point and digital signal processing instructions. We call this form of pipeline organization "super-string," because of the ability to issue a string of dependent instructions in a single clock cycle, as distinguished from super-scalar or super-pipelined organizations, which can only issue sets of independent instructions.

These instructions take from two to five cycles of latency to execute, and a branch prediction mechanism is used to keep the pipeline filled. The diagram below shows a box for the interval between issue of each instruction and the completion.

**Highly Confidential** 

<sup>&</sup>lt;sup>4</sup>Readers with a background in theoretical physics may have seen this term in an other, unrelated, context.

Bold letters mark the critical latency paths of the instructions, that is, the periods between the required availability of the source registers and the earliest availability of the result registers. The A-L critical latency path is a special case, in which the result of the A instruction may be used as the base register of the L instruction without penalty. E instructions may require additional cycles of latency for certain operations, such as fixed-point multiply and divide, floating-point and digital signal processing operations.



Terpsichore provides an additional refinement to the organization defined above, in which the time permitted by time pipeline an service load operations may be flexibly extended. Thus, the frant of the frinchine, in which A, L and B type instructions are tandled, is accompled from the back of the pipeline, in which E, and S type instantions are handled. This decoupling occurs at the point at which the data cache and its backing memory are referenced; similarly, a FIFO that is filled by the instruction fetch unit decouples instruction cache references from the front of the pipeline shown above. The depth of the FIFO structures is implementation-dependent, i.e. not fixed by the architecture.

The diagram below indicates why we call this pipeline organization feature "super-spring," an extension of our super-string organization.




opining piponi

Highly Confidential

MU 0023251

For evaluation only .

With the super-spring organization, the latency of load instructions can be extended, so execute instructions are deferred until the results of the load are available. Nevertheless, the execution unit still processes instructions in normal order, and provides precise exceptions.



Terpsichore describt have delayest branch instructions, and so relies upon branch or fetch prediction to teep the pipeline full ground integritation and conditional branch instructions. The hardware prediction mechanism is tuned for optimizing conditional branches that close loose of express frequent alternatives, and will generally requires substantially more cross whose executing conditional branches whose outcomes not predominitely taken of abstacken. For such cases, the use of code which would be another than the conditional branches multiplex instructions may result in greater performance.

#### Additional Load and Execute Resources

MU 0023252

Sfudies of the dynamic distribution of Terpsichore instructions on the various benchmark suites indicate that the most frequently-issued instruction classes are load instructions and execute instructions. In a high-performance Terpsichore implementation, it is advantageous to consider execution pipelines in which the ability to target the machine resources toward issuing load and execute instructions is increased.

One of the means to increase the ability to issue execute-class instructions is to provide the means to issue two execute instructions in a single-issue string. The execution unit actually requires several distinct resources, so by partitioning these resources, the issue capability can be increased without increasing the number of functional units, other than the increased register file read and write ports. The partitioning favored for the initial implementation places all instructions that

For evaluation only

microunity confidential

# Instruction Set

All instructions are 32 bits in size, and use the high order 8 bits to specify a major operation code.




The major field is filled with a value specified by the following the

1	MAJOR	1	32	64	96	128	160	192	224	
1	0	ARES	ESETIE	FMULADD16	GMULADD1	LU16LAI	SAAS64LAI	BFE 16	BE	
1	1		ESETINE	FMULADD32	GMULADD2		SAAS64BA1	BFNE16	BNE	
	2		ESETIL	FMULADD64	GMULADQ4	LU16LI @	<b>ECASEMEAL</b>		BL	Ì
	3		ESETIGE	FMULADO128	GMULADDR	LU16BL	SCAS64BAL		BGE	l
	4	AADEI		FMULSUB 16				B-NUCE 16V		1
	5			FMULSUB32		LE 32BA	SMA854BAL			<b>NO.</b>
	6			FMULSUB64	GHULAD D64	OF CAST	SMEXBELLET	BFUL 16	BUL	N 257 '
	7		ESETIUGE	FMULSUB128	100	± 18281	MUX MBAI	BFNUL16V	BUGE	Lety Kisio
	8		ESUBIE	10 10	well and	L16LAP"	STOLAI	BFE32	BANDE	0 %
	9		ESUBINE	4	GUMULADD2	*L18BA	S16BA	BFNE32	BANDNE	( A)
	10	,	ESUBIL	ALL LOND	GUMUEACON.	\$1656 A	SIGN	BFUE32	BANDL~	46,
	11		ESUBIGE &	1	BUMULADD8	18BI	S 16BI	BFNUE32	BANDGE -	M 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
- 1	12	ASU/BI	ESUBING		GUARUS ADD 18	L32CAI	STALAI N	BFNUGE32		
1	13		ESUBISO		GUMULYOUSE		<b>832881</b>	BFUGE32		ا الم <sup>ا</sup> لانا عمداد
	14		EBBBIDE	1.64	OUMUENDOS4		\$32L	BFUL32	BANDG -	10/300 06 905 F
	15	7	ESUBIQUE	P 28	11	L38B	\$32BI	BFNUL32	BANDLE -	1.010
	16	AANDI	EANDI A	BENUDIE		LEHEAL	S64LAI	BFE64		
	17	AØBI &	EORL	SIFMSEADORE	<b>康四种中</b>	ML64BAR	S84BAL	BFNE64		V .00
	18	AKOR	EXORI	GHIRULADDE A	A WAY	L6XE	5640	BF0E64		G. 1800
	19	W.	EMUSE		→ GMUX →		SEABI	BFNUE84		l 🤻
	20	ANANOI	ENANDI	CEMUS SUB16	G.EXTRACTT		STEBLAI	BFNUGE64	M	1 4
	21	ANORI	ENORI	GEMUL 20832	G EXTRACT I 64	"L128BAI	6128BAI	BFUGE64	CBGATEI	1 7
	22	A	CAPPIO	GFMULSUB64	CENTRACT	L126L)	\$128LI	BFUL64		1 /
	23	A110-	ESIBIVO	NAME OF THE PARTY	32128	\$128BI>	\$126BI	BFNUL64		l /
	24	. S. A.	Marie	F. 68	₩ G.1	4 B	S81	BFE128		1 /
	25	W. will	ann.	A100-360	# G.20	₹.U8I		BFNE128		1 /
	26	A 19 A	1	P.64	504	-		BFUE128		1 /
	27,	1 6	Servet .	Ping	0.8			BFN0E128		<b>l</b> /
	28 1	ACOPYI C	ECOPYI	68 16	G.1€⊳	BGA 1-1		BFNUGE128	B)	1 /
	m 24 /	-		GF.32	G.32			BFUGE 128	BLINKI	1/
4	3.30	/		GF.64	G.64			BFUL128		V
ì	31	A.MINOR	E.MINOR		6.114	L.MINCR	S.MINOR	BFNUL 128	B.MINOR	Í

major operation code field values

For the major operation field values A.MINOR, L.MINOR, E.MINOR, F.16, F.32, F.64, F.128, GF.16, GF.32, GF.64, G.1, G.2, G.4, G.8, G.16, G.32, G.64, S.MINOR and B.MINOR, the lowest-order six bits in the instruction specify a minor operation code:



<sup>&</sup>lt;sup>5</sup>Blank table entries cause the Reserved Instruction exception to occur.

The minor field is filled with a value from one of the following tables:

A.MINOR	0	8	16	24	32	40	48	56
0			AAND					
1			AOR					
2			AXOR					
3			AANDN					
4	AADD	ASUB	ANAND					ASHLI
- 6			ANOR					/ ASALI
6			AXNOR					ASHRI
7			AORN					AUSHRI

minor operation code field values for A.MINOF

P 170.14-70	-						Sec. 1997	
E,MINOR	0	8	16	24	32	400	48	56
0	ESETE	ESUBE	EAND	CSHLO	EAL 25	2 417h 80/	3	Coules
1	ESETNE	ESUBNE	EOR ·	ESHLUO	EASUM	DI MC	0 - 0 - 0 - 0	ECHLIVO
2	ESETL	ESUBL	EXOR	EEXPAND.	-7.00.0			EEXPANDI
3	ESETGE	ESUBGE	EANDN	EUEXPANIA	. 4	-	4	EUEXPANDI
- 4	EADD	ESUB	ENAND	ESHL S	2	DOT IN E	Roll mark	ESHLI
5	EADDSO	ESUBSO	ENOR	. CONCO	PIGON III	E.SIBUO	HALL THE	ESHLISO-S
6	ESETUL	ESUBUL	EXNOR #	* SESHA	TO GATHER		ROTE T	ESHRI
7	ESETUGE	ESUBUGE	EORN.	EUSHRA	E-SEATTER	The same	KOIK	FIRMO

minor operation c de field values for E.MINOR

F.size	0	8 2	W16***	10" 34 0	6.32	. 40 85	48	T
0	FADD.N	FADO	EADD.E	IN CARDO				50
	FSUB.N	FSUET				FADD,X	FSETE	FSETEX
	FMULN	FREE		& FSUB.	FSUB	ESUEX	FSETNE	FSETNEX
<del>-</del>	FDIV.N	SFDIVIT TO	FMULF	FMUL.C.	₩FMUL	FMULX	FSETUE	FSETUEX
<del>-</del>	F.UNARY,N			Div.	FOLV	X.VIGE	FSETNUE	FSETNUE,X
	F.ONAHT, N	COMMENT. Las	RUNARY.F	FLINARY.C	F.CN/GEY	D'UNARYX	FSETNUGE	
- 5	- A 15	A C	2 4 11		4000	A ATT	FSETUGE	FSETNLX
- b	100	1	1	A 10	100	100	FSETUL	FSETNGE,X
	A.	1. W. W.	A.	D dillo	i A	A 5	FSETNUL	FSETGEX

minor operation code field values for F.size

GF.size	A2 50	2 900 0		1000.40	- 4			
G1 ,000	All V		16 45	A 464	198.0	40	48	56
0	G ALMON	GFADD:16	GFAD F	GEADD,C	GEADD	GFADD.X	GFSETE	GESETEX
1	GESUBA	GFSUB	GESUBIS.	GFSUB C		GFSUB.X	GESETNE	GFSETNEX
2 000	GRAULN	GB/JUL.T	SFMUL,F**	GENOL CA		GFMUL X	GESETUE	GFSETUE.X
3.9	GFDIV.N.	GFDIV.T	GFDIVE	GPD V.C	GFDIV	GFDIV.X	GESETNUE	GFSETNUE X
- C	GF.UNGRY.N	GF.UNARY.T	GFEINARY.F	GF.UNABY.C	GF.UNARY	GF UNARY X	GFSETNUGE	GFSETLX :
	-					17/	GFSETUGE	GESETNL.X
- V	· · ·					11	GFSETUL	GFSETNGE.X
					1.3	12	GFSETNUL	GFSETGE.X

minor operation code field values for GF.size

				6.0	OMPRESS	n Compress		
G,size	0	8	16	2400	K / 82 Car	40	48	56
0	GSETE		GAND	Lein	GOOPY	ROTE	GMUL.	
e -1	GSETNE		GOR	GENERAL SE	GRWAP	150.0	GUMUL	GCOMPRESSI
2	GSETL		GXOR	VGEXPAND.	COEST		GDIV	GEXPANDI
3	GSETGE		GANDN	LEUEVELAND	GOMEN P		GUDIV	GUEXPANDI
4	GADD	GSUB	GNAND	✓ GSHL	854317 C	GF HOLDER		V GSHITI
5			GNOR	-	G-EXCENCE!	GRADE	CKDING	GMSHRE
6	GSETUL		GXNOR	V GeRR	G. GATHER	GRAR	GROTES	GSHRI
7	GSETUGE		GORN	GUSHR	&SEATTER	CHEPING.	CENTER	A CHECIDI

minor operation code field values for G.size

MU 0023255

**Highly Confidential** 

```
FloatingPoint(minor.op, major.size, minor.round, ra, rb, rc) F.UNARY.N, F.UNARY.T, F.UNARY.F, F.UNARY.C,
                                 F.UNARY, F.UNARY.X:
                                      case unary of
F.ABS, F.NEG, F.SQR,
                                            F.HALF, F.SINGLE, F.DOUBLE, F.QUAD, F.INT, F.FLOAT:
                                                  FloatingPointUnary(unary.op, major.size, minor.round,
                                                            ra, rc)
                                            others:
                                                 raise ReservedInstruction
                                      endcase
                                 others:
                                      raise ReservedInstruction
                           endcase
                      GMULADD1, GMULADD2, GMULADD
                      GMULADD8, GMULADD16, GMULADD32
                      GUMULADD2, GUMULADD4,
                      GUMULADD8, GUMULADD16.
                     GMUX, GMUXGATHER, GSCA
                           GroupTernary(major,size
                     G.EXTRACT.I, G.EXTRACT.
                           GroupExtractImmediate(major
                     G.1, G.2, G.4, G.8, G.16, G.3
                                                                              GINOR, G.XNOR, G.ORN.
                                                                               SET.UL, G.SET.UGE.
                                                                                C@MPRESS, G.EXPAND.
                                                                         L∳GESTHAÎ, G.U.SHR.I;
                                                ortImmediate(minor,major,ra,simm,rc)
                                      GFMULSUB32, GEMULSUB64:
                               pFloatIngPointTernary(major,ra,rb,rc,rd)
                              F.32, GF.64, GF.128:
                          case minor of
                                GF.ADD.N. GF.SUB.N. GF.MUL.N. GF.DIV.N.
                               GFADD.T, GF.SUB.T, GF.MUL.T, GF.DIV.T,
GF.ADD.F, GF.SUB.F, GF.MUL.F, GF.DIV.F,
GF.ADD.C, GF.SUB.C, GF.MUL.C, GF.DIV.C,
GF.ADD. GF.SUB. GF.MUL., GF.DIV.
                               GF.ADD.X, GF.SUB.X, GF.MUL.X, GF.DIV.X, GF.SET.E, GF.SET.NE, GF.SET.UE, GF.SET.NUE
                               GF.SET.NUGE, GF.SET.UGE, GF.SET.UL, GF.SET.NUL
                               GF.SET.E.X, GF.SET.NE.X, GF.SET.UE.X, GF.SET.NUE.X
                               GF.SET.L.X, GF.SET.NLX, GF.SET.NGE.X, GF.SET.GE.X
                               GroupFloatingPoint(minor.op, major.size, minor.round, ra, rb, rc) GF.UNARY.N, GF.UNARY.T, GF.UNARY.F, GF.UNARY.C,
                               GF.UNARY, GF.UNARY X:
                                     case unary of
Highly Confidential
                                          GF.ABS, GF.NEG, GF.SQR,
                                                                                                  MU 0023259
```

### Group

These operations take two values from a pair of registers, perform operations on groups of bits in the operands, and place the concatenated results in a register.

#### Operation codes

G.ADD.2	Group add pecks	
G.ADD.4	Group add nibbles	
G.ADD.8	Group add bytes	~
G.ADD.16	Group add doublets	
G.ADD.32	Group add quadlets	
G.ADD.64	Group add octlets	
G.AND <sup>10</sup>	Group and	
G.ANDN <sup>11</sup>	Group configress bits	
G.COMPRESS.1	Group compress bits	
G.COMPRESS.2	Group compress pecks	
G.COMPRESS.4	Group compress hibbles	
G.COMPRESS.8	Group compress bytes	
G,COMPRESS.16	Group compress doublets 🐟 🛝	
G.COMPRESS.32 «	Group compress quadlets	
G.COMPRESS.64	Group compress octlets.	
G.COPY.1	Group copy bits	
G.COPY.2	Group oppy pecks	
G.COPY.4	Group copy nibbles	
G.COPY.8	Green copy bytes	
G.COPY.16		
G.COPY.32	Group copy quadlets	
G.COPY.64	Group copy octiets	
G.DEAL 1	Group dearbits	
G.DEAL-2	Group deal pecks	
G DEAL.4	Group deal nibbles	
G DEAL.8	Group deal bytes	
C DEAL.16	Group deal doublets	
G.DEAL.32	Group deal quadlets	
G.DIV.64	Group signed divide octlets	
G.EXPAND.1	Group signed expand bits	
G.EXPAND.2	Group signed expand pecks	MU 0023308
G.EXPAND.4	Group signed expand nibbles	WO COLOUT
G.EXPAND.8	Group signed expand bytes	
G.EXPAND,16	Group signed expand doublets	
G.EXPAND.32	Group signed expand quadlets	
G.EXPAND.64	Group signed expand octlet	

<sup>10</sup>G.AND does not require a size specification, and is encoded as G.AND.1.
<sup>11</sup>G.ANDN does not require a size specification, and is encoded as G.ANDN.1. G.ANDN is used as the encoding for G.SET.1.1, and by reversing the operands, for G.SET.U.1.

CCATUEDO		
G.GATHER.2	Group gather pecks	
G.GATHER.4	Group gather nibbles	
G.GATHER.8	Group gather bytes	
G.GATHER.16	Group gather doublets	
G.GATHER.32	Group gather quadlets	
G.GATHER.64	Group gather octlets	
G.GATHER.128 <sup>12</sup>	Group gather hexlets	
G.MUL,113	Group signed multiply bits	
G.MUL.2	Group signed multiply pecks	1
G.MUL.4	Group signed multiply nibbles	
G.MUL.8	Group signed multiply bytes	
G.MUL.16	Group signed multiply doublets	
G.MUL.32	Group signed multiply quadlets	
G.MUL.64	Group signed multiply catters	
G.NAND14	Group nand	
G.NOR <sup>15</sup>	Group nor	
G.OR <sup>16</sup>	Group or	
G.ORN <sup>17</sup>	Group or not	
G.POLY.1	Group polynomial divide bits	
G.POLY.2	Group polynomial divide pecks	
G.POLY.4	Group polynomial divide nibbles	
G.POLY.8	Group polynomial divide bytes	
G.POLY.16	Graup polynemial divide doublets	
G.POLY.32	Group golynomial divide quadlets	
G.POLY.64	Group pelynomial divide occlets	
G.SCATTER.2.	Group scatter pecks	
G.SCATTER.4	Group scatter hibbles	
G.SCATTER 8	Group scatter bytes	
G.SCATTER 16	Group scatter doublets .	
G.SCATTER:32	Group scatter quadlets	
G.SCATTER,64	Group scatter octlets	
G.SOATTER 12818	Group scatter hexlet	
G SNL.2	Group shift left pecks	
SHL.4	Group shift left nibbles	
G.SHL.8	Group shift left bytes	
G.SHL.16	Group shift left doublets	
G.SHL.32	Group shift left quadlets	MU 002330
G.SHL.64	Group shift left octlets	

<sup>12</sup>G.GATHER.128 is encoded as G.GATHER.1

<sup>13</sup>G.MUL.1 is used as the encoding for G.UMUL.1.

<sup>14</sup>G.NAND does not require a size specification, and is encoded as G.NAND.1. 15 G.NOR does not require a size specification, and is encoded as G.NOR.1.

<sup>16</sup>G.OR does not require a size specification, and is encoded as G.OR.1.

<sup>17</sup>G.ORN does not require a size specification, and is encoded as G.ORN.1. G.ORN is used as

the encoding for G.SET.UGE.1, and by reversing the operands, for G.SET.GE.1. 

18G.SCATTER.128 is encoded as G,SCATTER.1.

	10	
G.SHR.2	Group signed shift right pecks	
G.SHR.4	Group signed shift right nibbles	
G.SHR.8	Group signed shift right bytes	
G.SHR.16	Group signed shift right doublets	
G.SHR.32	Group signed shift right quadlets	
G.SHR.64	Group signed shift right octlets	
G.SHUFFLE.1	Group shuffle bits	
G.SHUFFLE.2	Group shuffle pecks	
G.SHUFFLE.4	Group shuffle nibbles	
G.SHUFFLE.8	Group shuffle bytes	
G.SHUFFLE.16	Group shuffle doublets	
G.SHUFFLE.32	Group shuffle quadlets	
G.SWAP.1	Group swap bits	
G.SWAP.2	Group swap pecks	
G.SWAP.4	Group swap hibbles	
G.SWAP.8	Group swell bytes	
G.SWAP.16	Group ewan doublets	-
G.SWAP.32	Group swap auadlets	
G.U.DIV.64	Group signed divide octiets	
G.U.EXPAND.1	Group unsigned expand bits	
G.U.EXPAND.2	Group unsigned expand pecks	1.12
G.U.EXPAND.4	Group unsigned expanding bles	
G.U.EXPAND.8	Group unsigned expand bytes	
G.U.EXPAND	Group unsigned expand doublets	
G.U.EXPAND:	Group unsigned expand quadlets	
G.U.EXPAND.64	Group unsigned expand actiet	
G.U.MUL.2	Group unsigned multiply pecks	
G.U.MUL.4	Group ensigned multiply nibbles	
G.U.MUL.8	Group unsigned multiply bytes	
G.U.MUL. 16	Group unsigned multiply doublets	
G.U.MUL 32	Group unsigned multiply quadlets	
G.U.MUL.64	Group unsigned multiply octlets	
G U.SHR.2	Group unsigned shift right pecks	
G.U.SHR.4	Group unsigned shift right nibbles	
G.U.SHR.8	Group unsigned shift right bytes	
G.U.SHR.16	Group unsigned shift right doublets	
G.U.SHR.32	Group unsigned shift right quadlets	MU 0023310
G.U.SHR.64	Group unsigned shift right octlets	WIO COZOC
G.XNOR <sup>19</sup>	Group exclusive-nor	
G.XOR <sup>20</sup>	Group exclusive-or	

<sup>&</sup>lt;sup>19</sup>G.XNOR does not require a size specification, and is encoded as G.XNOR.1. G.XNOR is used as the encoding for G.SET.E.1. <sup>20</sup>G.XOR does not require a size specification, and is encoded as G.XOR.1. G.XOR is used as

the encoding for G.ADD.1, G.SUB.1 and G.SET.NE.1.

					_						
class	óp	2.7		A.	si	ze.				· ·	
linear	ADD				Т	. 2	4	8	16	32	64
bitwise	AND OR	ANDN · ORN	NAND XNOR	NOR XOR	Γ	•					-
signed multiply					11	2	4	8	16	32	64
unsigned multiply	U.MUL				Г	2	4	8	16	32	64
signed divide	DIV		***************************************		†						64
unsigned divide	U.DIV			***************************************	Γ		1	No.			64
rearrange	COPY SWAP		DEAL SHUFF		1	R	A	8.	16	32	
	GATHE	R	SCATTI	ER 🦽	200	2	4	8	16	32	64
galois field	POLY		400	6.0	10	24	49	8	16	32	64
precision	COMP	RESS	EXPAN V.EXPA		1	2	A	8	16	32	64
shift	SHL		M.SHR		6	2	4	8	16	32	64
		FIF 600	- WA -								

#### Format

G.op.size

#### Description

Two values are sters ra and rb. The specified egisters ... in register rc. operation is performed, and the result

e op of

G.MUL, G.U.MUL, G.DIV, G.U.DIV:

a ← REG[ra]

b ← REG[rb] G.ADD, G.SUB, G.SET.L, G.SET.UL, G.SET.E, G.SET.NE, G.SET.GE, G.SET.UGE, G.AND, G.OR, G.XOR, G.ANDN, G.NAND, G.NOR, G.XNOR, G.ORN, G.GATHER, G.SCATTER:

a ← REG[ra]

b ← REG[rb]

G.COMPRESS, G.SHL, G.SHR, G.U.SHR, G.POLY: a ← REG[ra]

b ← REGIrb1

G.EXPAND, G.U.EXPAND:

a ← REG[ra]

b ← REG[rb]
G.COPY, G.SWAP, G.DEAL, G.SHUFFLE:
a ← REG[ra] II REG[rb]

endcase

**Highly Confidential** 

For evaluation only .

microunity confidential

case op of

```
G.ADD:
      for i ← 0 to 128-size by size
            Ci+size-1...i ← ai+size-1...i + bi+size-1...i
      endfor
G.MUL:
      for i ← 0 to 64-size by size
            C2*(i+size)-1,.2*i (asize-1*ize || asize-1+izi) * (bsize-1*ize || bsize-1+izi)
      endfor
G.U.MUL:
      for I ← 0 to 64-size by size
            C2*(i+size)-1..2*i ← (0<sup>size</sup> || a<sub>size</sub>
      endfor
G.DIV:
      if (b = 0) or ((a = (11063))) and (b
            c ← undefined
      else
            r ← a - q*b
G.U.DIV:
          not (a or b)
G XNOR
      c ← not (a xor b)
G.ORN:
      c ← a or not b
G.POLY:
          ← 1 to size
           p[i] \leftarrow (p[i-1]_0?(0^{64} | i b): 0^{128}) \text{ xor } (p[i-1]_0 | i p[i-1]_{127...1})
      endfor
c ← p[size]
G,GATHER:
     for k ← 0 to 128-size by size
           i←k
                                                                                    MU 0023312
            for i \leftarrow k to k+size-1 by 1
                 if a; then
                       ci ← bi
                                       Highly Confidential
```

```
endfor
              j ← k+size-1
              for I ← k+size-1 to k by -1
                   if ~a; then
                          ci ← bi
       endfor
 G.SCATTER:
       for k ← 0 to 128-size by size
             for i ← k to k+size-1 by
                   if a<sub>i</sub> then
             endfor
            Ci+i+size+size-1..i+i ← 0<sup>size</sup>-(b&(size
      endfor
      for i ← 0 to 128-size by size
            Ci+size-1..i ← ai+size-1-(b&(size-1))..i || 0b&(size-1)
      endfor
G.SHR:
      for i ← 0 to 128-size by size

Ci+size-1..i ← ai+size-1 b&(size-1)|| ai+size-1..i+(b&(size-1))|
      endfor
G.U.SHR:
      for i ← 0 to 128-size by size

Ci+size-1..i ← 0b8(size-1)|| a||+size-1..i+(b&(size-1))|
                                                                                         MU 0023313
      endfor
G.COPY:
      for I ← 0 to 128-size by size
                                          Highly Confidential
            Ci+size-1..i ← asize-1..0
```

```
endfor
          G.SWAP:
                for i ← 0 to 128-size by size
                     Ci+size-1..i ← a127-i..128-size-i
                endfor
          G.DEAL:
                for i ← 0 to 128-size by size
                     J ← (15.0 | 01)+(16? size: 0)
                     Ci+size-1..i ← aj+size-1..j
               endfor
          G.SHUFFLE:
                for i ← 0 to 128-size by size
                     j ← (01 || i<sub>6.,1</sub>)+((i&size) ? (64-(01 || size<sub>6.</sub>
                     Ci+size-1..i ← aj+size-1..j
                endfor
     endcase
          REG[rc] ← c
enddef
Exceptions
Reserved Instruction
```